

# OPA1688 36-V, Single-Supply, 10-MHz, Rail-to-Rail Output, SoundPlus™ Audio Operational Amplifier




## 1 Features

- THD+N, 50 mW, 32  $\Omega$ , 1 kHz,  $-109$  dB
- Wide supply range:
  - 4.5 V to 36 V,  $\pm 2.25$  V to  $\pm 18$  V
- Low offset voltage:  $\pm 0.25$  mV
- Low offset drift:  $\pm 0.5$   $\mu$ V/ $^{\circ}$ C
- Gain bandwidth: 10 MHz
- Low input bias current:  $\pm 10$  pA
- Low quiescent current: 1.6 mA per amplifier
- Low noise: 8 nV/ $\sqrt{\text{Hz}}$
- EMI- and RFI-filtered inputs
- Input range includes negative supply
- Input range operates to positive supply
- Rail-to-rail output
- High common-mode rejection: 120 dB
- Packages:
  - Industry-standard SOIC-8
  - *micro* WSON-8

## 2 Applications

- Professional microphones and wireless systems
- Professional audio mixer and control surface
- Guitar amp and other music instrument amps
- A/V receiver
- Bookshelf stereo system
- Professional audio amplifier (rack mount)
- DJ equipment
- Turntable
- Special function module



**Headphone Amplifier Circuit Configuration**

## 3 Description

The OPA1688 36-V, single-supply, low-noise SoundPlus™ audio operational amplifier is capable of operating on supplies ranging from 4.5 V ( $\pm 2.25$  V) to 36 V ( $\pm 18$  V). This latest addition of a high-voltage audio operational amplifier in conjunction with the OPA16xx devices provide a family of bandwidth, noise, and power options to meet the needs of a wide variety of applications. The OPA1688 is available in a WSON micropackage, and offers low offset, drift, and quiescent current. This device also offers wide bandwidth, fast slew rate, and high output current drive capability.


Unlike most op amps that are specified at only one supply voltage, the OPA1688 is specified from 4.5 V to 36 V. Input signals beyond the supply rails do not cause phase reversal. The input can operate 100 mV below the negative rail and within 2 V of the top rail during normal operation. Note that this device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.

The OPA1688 is specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

### Device Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
OPA1688	SOIC (8)	4.90 mm $\times$ 3.91 mm
	WSON (8)	3.00 mm $\times$ 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Superior THD Performance**  
(f = 1 kHz, BW = 80 kHz, V<sub>S</sub> =  $\pm 5$  V)



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>9 Applications and Implementation</b> .....	<b>22</b>
<b>2 Applications</b> .....	<b>1</b>	9.1 Application Information.....	22
<b>3 Description</b> .....	<b>1</b>	9.2 Typical Application.....	22
<b>4 Revision History</b> .....	<b>2</b>	<b>10 Power Supply Recommendations</b> .....	<b>26</b>
<b>5 Device Comparison Table</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>27</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	11.1 Layout Guidelines.....	27
<b>7 Specifications</b> .....	<b>4</b>	11.2 Layout Example.....	27
7.1 Absolute Maximum Ratings.....	4	<b>12 Device and Documentation Support</b> .....	<b>28</b>
7.2 ESD Ratings.....	4	12.1 Device Support.....	28
7.3 Recommended Operating Conditions.....	4	12.2 Documentation Support.....	28
7.4 Thermal Information.....	4	12.3 Receiving Notification of Documentation Updates.....	28
7.5 Electrical Characteristics.....	5	12.4 Support Resources.....	28
7.6 Typical Characteristics.....	7	12.5 Trademarks.....	29
<b>8 Detailed Description</b> .....	<b>16</b>	12.6 Electrostatic Discharge Caution.....	29
8.1 Overview.....	16	12.7 Glossary.....	29
8.2 Functional Block Diagram.....	16	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>29</b>
8.3 Feature Description.....	17		
8.4 Device Functional Modes.....	19		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision * (September 2015) to Revision A (June 2022)</b>	<b>Page</b>
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added operating temperature to <i>Recommended Operating Conditions</i> table; moved from <i>Electrical Characteristics</i> table.....	4
• Deleted redundant power supply row from <i>Electrical Characteristics</i> table; content already listed in <i>Recommended Operating Conditions</i> table.....	5
• Deleted redundant specified temperature row from <i>Electrical Characteristics</i> table; content already listed in <i>Recommended Operating Conditions</i> table.....	5
• Deleted operating temperature row from <i>Electrical Characteristics</i> table; moved content to <i>Recommended Operating Conditions</i> table.....	5

## 5 Device Comparison Table

DEVICE	QUIESCENT CURRENT (I <sub>Q</sub> )	GAIN BANDWIDTH PRODUCT (GBP)	VOLTAGE NOISE DENSITY (e <sub>n</sub> )
OPA1688	1650 $\mu$ A	10 MHz	8 nV/ $\sqrt{\text{Hz}}$
OPA165x	2000 $\mu$ A	18 MHz	4.5 nV/ $\sqrt{\text{Hz}}$
OPA166x	1500 $\mu$ A	22 MHz	3.3 nV/ $\sqrt{\text{Hz}}$

## 6 Pin Configuration and Functions




Figure 6-1. D (SOIC-8) Package, Top View




Figure 6-2. DRG (WSO-8) Package, Top View

Table 6-1. Pin Functions

NAME	PIN NO.		TYPE	DESCRIPTION
	D (SOIC)	DRG (WSO)		
-IN A	2	8	Input	Inverting input, channel A
-IN B	6	5	Input	Inverting input, channel B
+IN A	3	1	Input	Noninverting input, channel A
+IN B	5	4	Input	Noninverting input, channel B
OUT A	1	7	Output	Output, channel A
OUT B	7	6	Output	Output, channel B
V-	4	3	Power	Negative (lowest) power supply
V+	8	2	Power	Positive (highest) power supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Supply voltage, V <sub>S</sub>			±20 (40, single supply)		V
Signal input pins	Voltage <sup>(2)</sup>	Common-mode	(V−) − 0.5	(V+) + 0.5	V
		Differential <sup>(4)</sup>	±0.5		V
	Current		±10		mA
Output short circuit <sup>(3)</sup>			Continuous		
Temperature	Temperature range		−55	150	°C
	Junction temperature			150	°C
	Storage, T <sub>stg</sub>		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Transient conditions that exceed these voltage ratings should be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

(4) See [Section 8.4.2](#) section for more information.

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 4000$	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage, $V_S$ ( $V+ - V-$ )	4.5 ( $\pm 2.25$ )		36 ( $\pm 18$ )	V
Specified temperature	-40		85	°C
Operating temperature	-55		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		OPA1688		UNIT
		D (SOIC)	DRG (WSON)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.1	63.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.8	63.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.6	36.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	22.5	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	56.1	36.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	6.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 2.25\text{ V}$  to  $\pm 18\text{ V}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO PERFORMANCE						
THD+N	Total harmonic distortion + noise	G = 1, f = 1 kHz, V <sub>O</sub> = 3.5 V <sub>RMS</sub> , R <sub>L</sub> = 2 kΩ	0.00005%			
			−126			dB
		G = 1, f = 1 kHz, V <sub>O</sub> = 3.5 V <sub>RMS</sub> , R <sub>L</sub> = 600 Ω	0.000051%			
			−126			dB
		G = 1, f = 1 kHz, P <sub>O</sub> = 10 mW, R <sub>L</sub> = 128 Ω	0.000153%			
			−116			dB
		G = 1, f = 1 kHz, P <sub>O</sub> = 10 mW, R <sub>L</sub> = 32 Ω	0.000357%			
			−109			dB
		G = 1, f = 1 kHz, P <sub>O</sub> = 10 mW, R <sub>L</sub> = 16 Ω	0.000616%			
			−104			dB
FREQUENCY RESPONSE						
GBP	Gain bandwidth product	G = 1	10			MHz
SR	Slew rate	G = 1	8			V/μs
	Full-power bandwidth <sup>(1)</sup>	V <sub>O</sub> = 1 V <sub>PP</sub>	1.3			MHz
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>	200			ns
	Channel separation (dual)	f = 1 kHz	−120			dB
t <sub>S</sub>	Settling time	To 0.1%, V <sub>S</sub> = ±18 V, G = 1, 10-V step	3			μs
NOISE						
E <sub>n</sub>	Input voltage noise	f = 0.1 Hz to 10 Hz	2.5			μV <sub>PP</sub>
e <sub>n</sub>	Input voltage noise density <sup>(2)</sup>	f = 100 Hz	14			nV/√Hz
		f = 1 kHz	8			
i <sub>n</sub>	Input current noise density	f = 1 kHz	1.8			fA/√Hz
OFFSET VOLTAGE						
V <sub>OS</sub>	Input offset voltage	T <sub>A</sub> = 25°C	±0.25		±1.5	mV
		T <sub>A</sub> = −40°C to +85°C			±1.6	
dV <sub>OS</sub> /dT	V <sub>OS</sub> over temperature <sup>(2)</sup>	T <sub>A</sub> = −40°C to +85°C	±0.5		±2	μV/°C
PSRR	Power-supply rejection ratio	T <sub>A</sub> = −40°C to +85°C	±1		±2.5	μV/V
	Channel separation, dc	At dc	0.1			μV/V
INPUT BIAS CURRENT						
I <sub>B</sub>	Input bias current	T <sub>A</sub> = 25°C	±10		±20	pA
		T <sub>A</sub> = −40°C to +85°C			±1.5	nA
I <sub>OS</sub>	Input offset current	T <sub>A</sub> = 25°C	±3		±7	pA
		T <sub>A</sub> = −40°C to +85°C			±250	pA
INPUT VOLTAGE RANGE						
V <sub>CM</sub>	Common-mode voltage range <sup>(3)</sup>		(V−) − 0.1 V		(V+) − 2 V	V
CMRR	Common-mode rejection ratio	V <sub>S</sub> = ±2.25 V, (V−) − 0.1 V < V <sub>CM</sub> < (V+) − 2 V, T <sub>A</sub> = −40°C to +85°C	90	104		dB
		V <sub>S</sub> = ±18 V, (V−) − 0.1 V < V <sub>CM</sub> < (V+) − 2 V, T <sub>A</sub> = −40°C to +85°C	104	120		
INPUT IMPEDANCE						
	Differential		100    7			MΩ    pF
	Common-mode		6    1.5			10 <sup>12</sup> Ω    pF

## 7.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 2.25\text{ V}$  to  $\pm 18\text{ V}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OPEN-LOOP GAIN						
A <sub>OL</sub>	Open-loop voltage gain	(V−) + 0.35 V < V <sub>O</sub> < (V+) − 0.35 V, R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = −40°C to +85°C	108	130		dB
		(V−) + 0.5 V < V <sub>O</sub> < (V+) − 0.5 V, R <sub>L</sub> = 2 kΩ, T <sub>A</sub> = −40°C to +85°C		118		
OUTPUT						
V <sub>O</sub>	Voltage output swing from rail	I <sub>L</sub> = ±1 mA	(V−) + 0.1 V	(V+) − 0.1 V		mV
		V <sub>S</sub> = 36 V, R <sub>L</sub> = 10 kΩ		70	90	
		V <sub>S</sub> = 36 V, R <sub>L</sub> = 2 kΩ		330	400	
Z <sub>O</sub>	Open-loop output impedance	f = 1 MHz, I <sub>O</sub> = 0 A		60		Ω
I <sub>SC</sub>	Short-circuit current			±75		mA
C <sub>LOAD</sub>	Capacitive load drive			See <a href="#">Section 7.6</a>		pF
POWER SUPPLY						
I <sub>Q</sub>	Quiescent current per amplifier	I <sub>O</sub> = 0 A		1.6	1.8	mA
		I <sub>O</sub> = 0 A, T <sub>A</sub> = −40°C to +85°C			2	

- (1) Full-power bandwidth =  $SR / (2\pi \times V_P)$ , where  $SR$  = slew rate.
- (2) Specified by design and characterization.
- (3) Common-mode range can extend to the top rail with reduced performance.

## 7.6 Typical Characteristics


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)

**Table 7-1. List of Typical Characteristics**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	<a href="#">Figure 7-1</a>
Offset Voltage Drift Distribution	<a href="#">Figure 7-2</a>
Offset Voltage vs Temperature ( $V_S = \pm 18\text{ V}$ )	<a href="#">Figure 7-3</a>
Offset Voltage vs Common-Mode Voltage ( $V_S = \pm 18\text{ V}$ )	<a href="#">Figure 7-4</a>
Offset Voltage vs Common-Mode Voltage (Upper Stage)	<a href="#">Figure 7-5</a>
Offset Voltage vs Power Supply	<a href="#">Figure 7-6</a>
Input Bias Current vs Common-Mode Voltage	<a href="#">Figure 7-7</a>
Input Bias Current vs Temperature	<a href="#">Figure 7-8</a>
Output Voltage Swing vs Output Current (Maximum Supply)	<a href="#">Figure 7-9</a>
CMRR and PSRR vs Frequency (Referred-to-Input)	<a href="#">Figure 7-10</a>
CMRR vs Temperature	<a href="#">Figure 7-11</a>
PSRR vs Temperature	<a href="#">Figure 7-12</a>
0.1-Hz to 10-Hz Noise	<a href="#">Figure 7-13</a>
Input Voltage Noise Spectral Density vs Frequency	<a href="#">Figure 7-14</a>
THD+N Ratio vs Frequency	<a href="#">Figure 7-15</a>
THD+N vs Output Amplitude	<a href="#">Figure 7-16</a>
THD+N vs Frequency	<a href="#">Figure 7-17</a>
THD+N vs Amplitude	<a href="#">Figure 7-18</a>
Quiescent Current vs Temperature	<a href="#">Figure 7-19</a>
Quiescent Current vs Supply Voltage	<a href="#">Figure 7-20</a>
Open-Loop Gain and Phase vs Frequency	<a href="#">Figure 7-21</a>
Closed-Loop Gain vs Frequency	<a href="#">Figure 7-22</a>
Open-Loop Gain vs Temperature	<a href="#">Figure 7-23</a>
Open-Loop Output Impedance vs Frequency	<a href="#">Figure 7-24</a>
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	<a href="#">Figure 7-25, Figure 7-26</a>
Positive Overload Recovery	<a href="#">Figure 7-27, Figure 7-28</a>
Negative Overload Recovery	<a href="#">Figure 7-29, Figure 7-30</a>
Small-Signal Step Response (10 mV, $G = -1$ )	<a href="#">Figure 7-31</a>
Small-Signal Step Response (10 mV, $G = 1$ )	<a href="#">Figure 7-32</a>
Small-Signal Step Response (100 mV, $G = -1$ )	<a href="#">Figure 7-33</a>
Small-Signal Step Response (100 mV, $G = 1$ )	<a href="#">Figure 7-34</a>
Large-Signal Step Response (10 V, $G = -1$ )	<a href="#">Figure 7-35</a>
Large-Signal Step Response (10 V, $G = 1$ )	<a href="#">Figure 7-36</a>
Large-Signal Settling Time (10-V Positive Step)	<a href="#">Figure 7-37</a>
Large-Signal Settling Time (10-V Negative Step)	<a href="#">Figure 7-38</a>
No Phase Reversal	<a href="#">Figure 7-39</a>
Short-Circuit Current vs Temperature	<a href="#">Figure 7-40</a>
Maximum Output Voltage vs Frequency	<a href="#">Figure 7-41</a>
EMIRR vs Frequency	<a href="#">Figure 7-42</a>
Channel Separation vs Frequency	<a href="#">Figure 7-43</a>


## 7.6 Typical Characteristics

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




Distribution taken from 5185 amplifiers

**Figure 7-1. Offset Voltage Production Distribution**




Distribution taken from 47 amplifiers,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$

**Figure 7-2. Offset Voltage Drift Production Distribution**




5 typical units shown,  $V_S = \pm 18\text{ V}$

**Figure 7-3. Offset Voltage vs Temperature**




5 typical units shown,  $V_S = \pm 18\text{ V}$

**Figure 7-4. Offset Voltage vs Common-Mode Voltage**



5 typical units shown,  $V_S = \pm 18\text{ V}$

**Figure 7-5. Offset Voltage vs Common-Mode Voltage (Upper Stage)**



5 typical units shown,  $V_S = \pm 2.25\text{ V}$  to  $\pm 18\text{ V}$

**Figure 7-6. Offset Voltage vs Power Supply**



## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




Figure 7-7. Input Bias Current vs Common-Mode Voltage




Figure 7-8. Input Bias Current vs Temperature




Figure 7-9. Output Voltage Swing vs Output Current (Maximum Supply)




Figure 7-10. CMRR and PSRR vs Frequency (Referred-to-Input)




Figure 7-11. CMRR vs Temperature





Figure 7-12. PSRR vs Temperature


## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




Peak-to-peak noise =  $1.70\text{ }\mu\text{V}_{PP}$

**Figure 7-13. 0.1-Hz to 10-Hz Noise**




**Figure 7-14. Input Voltage Noise Spectral Density vs Frequency**




$V_{OUT} = 3.5\text{ V}_{RMS}$ ,  $BW = 50\text{ kHz}$

**Figure 7-15. THD+N Ratio vs Frequency**




$f = 1\text{ kHz}$ ,  $BW = 80\text{ kHz}$

**Figure 7-16. THD+N vs Output Amplitude**



$P_{OUT} = 10\text{ mW}$ ,  $BW = 80\text{ kHz}$ ,  $V_S = \pm 5\text{ V}$

**Figure 7-17. THD+N vs Frequency**



$f = 1\text{ kHz}$ ,  $BW = 80\text{ kHz}$ ,  $V_S = \pm 5\text{ V}$

**Figure 7-18. THD+N vs Amplitude**

## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




Figure 7-19. Quiescent Current vs Temperature




Figure 7-20. Quiescent Current vs Supply Voltage




Figure 7-21. Open-Loop Gain and Phase vs Frequency




Figure 7-22. Closed-Loop Gain vs Frequency




Figure 7-23. Open-Loop Gain vs Temperature






Figure 7-24. Open-Loop Output Impedance vs Frequency

## 7.6 Typical Characteristics (continued)


at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




**Figure 7-25. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)**




**Figure 7-26. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)**




**Figure 7-27. Positive Overload Recovery**



**Figure 7-28. Positive Overload Recovery (Zoomed In)**




**Figure 7-29. Negative Overload Recovery**



**Figure 7-30. Negative Overload Recovery (Zoomed In)**


## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




10 mV,  $G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**Figure 7-31. Small-Signal Step Response**




10 mV,  $G = 1$ ,  $C_L = 10\text{ pF}$

**Figure 7-32. Small-Signal Step Response**




100 mV,  $G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**Figure 7-33. Small-Signal Step Response**




100 mV,  $G = 1$ ,  $C_L = 10\text{ pF}$

**Figure 7-34. Small-Signal Step Response**



10 V,  $G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**Figure 7-35. Large-Signal Step Response**




10 V,  $G = 1$ ,  $C_L = 10\text{ pF}$

**Figure 7-36. Large-Signal Step Response**


## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)




$G = 1$ ,  $C_L = 10\text{ pF}$ , 0.1% settling =  $\pm 10\text{ mV}$

**Figure 7-37. Large-Signal Settling Time (10-V Positive Step)**




$G = 1$ ,  $C_L = 10\text{ pF}$ , 0.1% settling =  $\pm 10\text{ mV}$


**Figure 7-38. Large-Signal Settling Time (10-V Negative Step)**




**Figure 7-39. No Phase Reversal**



**Figure 7-40. Short-Circuit Current vs Temperature**



**Figure 7-41. Maximum Output Voltage vs Frequency**




$P_{RF} = -10\text{ dBm}$ ,  $V_{SUPPLY} = \pm 18\text{ V}$ ,  $V_{CM} = 0\text{ V}$

**Figure 7-42. EMIRR vs Frequency**

## 7.6 Typical Characteristics (continued)

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)



**Figure 7-43. Channel Separation vs Frequency**


## 8 Detailed Description

### 8.1 Overview

The OPA1688 op amp provides high overall performance, making the device an excellent choice for many general-purpose applications. The excellent offset drift of only  $1.5 \mu\text{V}/^\circ\text{C}$  (max) provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR,  $A_{OL}$ , and superior THD.

[Section 8.2](#) shows the simplified diagram of the OPA1688 design. The design topology is a highly-optimized, three-stage amplifier with an active-feedforward gain stage.

### 8.2 Functional Block Diagram






## 8.3 Feature Description

### 8.3.1 EMI Rejection

The OPA1688 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA1688 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. [Figure 8-1](#) shows the results of this testing on the OPA1688. [Table 8-1](#) shows the EMIRR IN+ values for the OPA1688 at particular frequencies commonly encountered in real-world applications. Applications listed in [Table 8-1](#) can be centered on or operated near the particular frequency shown. Detailed information can also be found in the [EMI Rejection Ratio of Operational Amplifiers application report](#), available for download from [www.ti.com](http://www.ti.com).



**Figure 8-1. EMIRR Testing**

**Table 8-1. OPA1688 EMIRR IN+ for Frequencies of Interest**

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, and ultrahigh frequency (UHF) applications	47.6 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, and UHF applications	58.5 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, and L-band (1 GHz to 2 GHz)	68 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, and S-band (2 GHz to 4 GHz)	69.2 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, and S-band	82.9 dB
5.0 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, and C-band (4 GHz to 8 GHz)	114 dB

### 8.3.2 Phase-Reversal Protection

The OPA1688 has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA1688 prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. Figure 8-2 shows this performance.




Figure 8-2. No Phase Reversal

### 8.3.3 Capacitive Load and Stability

The dynamic characteristics of the OPA1688 are optimized for commonly-used operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and may lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT} = 50\ \Omega$ ) in series with the output. Figure 8-3 and Figure 8-4 show graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ ; see the [Feedback Plots Define Op Amp AC Performance application bulletin](#), available for download from [www.ti.com](http://www.ti.com), for details of analysis techniques and application circuits.




Figure 8-3. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)




Figure 8-4. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)

## 8.4 Device Functional Modes

### 8.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the OPA1688 extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. [Table 8-2](#) summarizes the typical performance in this range.


**Table 8-2. Typical Performance Range ( $V_S = \pm 18$  V)**

PARAMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage	$(V+) - 2$		$(V+) + 0.1$	V
Offset voltage		5		mV
Offset voltage vs temperature ( $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$ )		10		$\mu\text{V}/^\circ\text{C}$
Common-mode rejection		70		dB
Open-loop gain		60		dB
Gain bandwidth product (GBP)		4		MHz
Slew rate		4		V/ $\mu\text{s}$
Noise at $f = 1$ kHz		22		nV/ $\sqrt{\text{Hz}}$

### 8.4.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. [Figure 8-5](#) illustrates the ESD circuits contained in the OPA1688 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



**Figure 8-5. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application**

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA1688 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (Figure 8-5), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 8-5 shows a specific example where the input voltage ( $V_{IN}$ ) exceeds the positive supply voltage ( $+V_S$ ) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If  $+V_S$  can sink the current, one of the upper input steering diodes conducts and directs current to  $+V_S$ . Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies ( $+V_S$  or  $-V_S$ ) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input-signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external zener diodes to the supply pins; see [Figure 8-5](#). Select the zener voltage so that the diode does not turn on during normal operation. However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The OPA1688 input pins are protected from excessive differential voltage with back-to-back diodes; see [Figure 8-5](#). In most circuit applications, the input protection circuitry has no effect. However, in low-gain or  $G = 1$  circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the OPA1688. [Figure 8-5](#) illustrates an example configuration that implements a current-limiting feedback resistor.

### 8.4.3 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from the saturated state to the linear state. The output devices of the op amp enter the saturation region when the output voltage exceeds the rated operating voltage, either resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices need time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPA1688 is approximately 200 ns.

## 9 Applications and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 9.1 Application Information

The OPA1688 is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V). Many of the specifications apply from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

### 9.2 Typical Application

#### 9.2.1 Headphone Amplifier Circuit Configuration

This application example highlights only a few of the circuits where the OPA1688 can be used.



**Figure 9-1. Headphone Amplifier Circuit Configuration for Audio DACs that Output a Differential Voltage (Single Channel Shown)**

##### 9.2.1.1 Design Requirements

The design requirements are:

- Supply voltage: 10 V ( $\pm 5$  V)
- Headphone loads: 16  $\Omega$  to 600  $\Omega$
- THD+N: > 100 dB (1-kHz fundamental, 1  $V_{\text{RMS}}$  in 32  $\Omega$ , 22.4-kHz measurement bandwidth)
- Output power (before clipping): 50 mW into 32  $\Omega$

### 9.2.1.2 Detailed Design Procedure

The OPA1688 offers an excellent combination of specifications for headphone amplifier circuits (such as low noise, low distortion, capacitive load stability, and relatively high output current). Furthermore, the low-power supply current and small package options make the OPA1688 an excellent choice for headphone amplifiers in portable devices. A common headphone amplifier circuit for audio digital-to-analog converters (DACs) with differential voltage outputs is illustrated in [Figure 9-1](#). This circuit converts the differential voltage output of the DAC to a single-ended, ground-referenced signal and provides the additional current necessary for low-impedance headphones. For  $R_2 = R_4$  and  $R_1 = R_3$ , the output voltage of the circuit is given by [Equation 1](#):

$$V_{OUT} = 2 \times V_{AC} \frac{R_2}{R_1 + R_{OUT}} \quad (1)$$


where

- $R_{OUT}$  is the output impedance of the DAC
- $2 \times V_{AC}$  is the unloaded differential output voltage

The output voltage required for headphones depends on the headphone impedance as well as the headphone efficiency. Both values can be provided by the headphone manufacturer, with headphone efficiency usually given as a sound pressure level (SPL) produced with 1 mW of input power and denoted by the Greek letter  $\eta$ . The SPL at other input power levels can be calculated from the efficiency specification using [Equation 2](#):

$$SPL \text{ (dB)} = \eta + 10 \log \left( \frac{P_{IN}}{1 \text{ mW}} \right) \quad (2)$$

At extremely high power levels, the accuracy of this calculation decreases as a result of secondary effects in the headphone drivers. [Figure 9-2](#) allows the SPL produced by a pair of headphones of a known sensitivity to be estimated for a given input power.



**Figure 9-2. SPLs Produced for Various Headphone Efficiencies and Input Power Levels**

For example, a pair of headphones with a 95-dB/mW sensitivity given a 3-mW input signal produces a 100-dB SPL. If these headphones have a nominal impedance of 32  $\Omega$ , then Equation 3 and Equation 4 describe the voltage and current from the headphone amplifier, respectively:


$$V = \sqrt{P_{IN} \times R_{HP}} = \sqrt{3 \text{ mW} \times 32 \Omega} = 310 \text{ mV}_{RMS} \quad (3)$$

$$I = \sqrt{\frac{P_{IN}}{R_{HP}}} = \sqrt{\frac{3 \text{ mW}}{32 \Omega}} = 9.68 \text{ mA}_{RMS} \quad (4)$$

Headphones can present a capacitive load at high frequencies that can destabilize the headphone amplifier circuit. Many headphone amplifiers use a resistor in series with the output to maintain stability; however this solution also compromises audio quality. The OPA1688 is able to maintain stability into large capacitive loads; therefore, a series output resistor is not necessary in the headphone amplifier circuit. TINA-TI™ simulations illustrate that the circuit in Figure 9-1 has a phase margin of approximately 50° with a 400-pF load connected directly to the amplifier output.

### 9.2.1.3 Application Curves

The headphone amplifier circuit in Figure 9-1 is tested with three common headphone impedances: 16  $\Omega$ , 32  $\Omega$ , and 600  $\Omega$ . The total harmonic distortion and noise (THD+N) for increasing output voltages is given in Figure 9-3. This measurement is performed with a 1-kHz input signal and a measurement bandwidth of 22.4 kHz. The maximum output power and THD+N before clipping are given in Table 9-1. The maximum output power into low-impedance headphones is limited by the output current capabilities of the amplifier. For high-impedance headphones (600  $\Omega$ ), the output voltage capabilities of the amplifier are the limiting factor. The circuit in Figure 9-1 is tested using  $\pm 5$ -V supplies that are common in many portable systems. However, using higher supply voltages increases the output power into 600- $\Omega$  headphones.



Input signal = 1 kHz, measurement bandwidth = 22.4 kHz

**Figure 9-3. THD+N for Increasing Output Voltages Into Three Load Impedances**




**Table 9-1. Maximum Output Power and THD+N Before Clipping for Different Load Impedances**

LOAD IMPEDANCE ( $\Omega$ )	MAXIMUM OUTPUT POWER BEFORE CLIPPING (mW)	THD+N AT MAXIMUM OUTPUT POWER (dB)
16	32	-104.1
32	50	-109.5
600	16	-117.8


Figure 9-4, Figure 9-5, and Figure 9-6 further illustrate the exceptional performance of the OPA1688 as a headphone amplifier.

Figure 9-4 shows the THD+N over frequency for a 500-mV<sub>RMS</sub> output signal into the same three load impedances previously tested.




**Figure 9-4. THD+N Measured over Frequency for a 500-mV<sub>RMS</sub> Output Level**

Figure 9-5 and Figure 9-6 show the output spectrum of the OPA1688 at low (1 mW) and high (50 mW) output power levels into a 32- $\Omega$  load. The distortion harmonics in both cases are approximately 120 dB below the fundamental.



Third harmonic is dominant at a level of -117.6 dB relative to the fundamental

**Figure 9-5. Output Spectrum of a 1-mW, 1-kHz Tone into a 32- $\Omega$  Load**



Highest harmonic is the second harmonic at -119 dB below the fundamental

**Figure 9-6. Output Spectrum of a 50-mW, 1-kHz Tone into a 32- $\Omega$  Load, Immediately Below the Onset of Clipping**

## 10 Power Supply Recommendations

The OPA1688 is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in [Section 7.6](#).

### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see also [Section 7.1](#).

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see also [Section 11](#).


## 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. Figure 11-1 illustrates how keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 11.2 Layout Example



**Figure 11-1. Operational Amplifier Board Layout for a Noninverting Configuration**

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Development Support

##### 12.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

##### 12.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the [Design tools and simulation](#) web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the [TINA-TI™ software folder](#).

---

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

- Texas Instruments, [Feedback Plots Define Op Amp AC Performance](#) application note
- Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers](#) application note
- Texas Instruments, [Op Amps for Everyone](#) application note
- Texas Instruments, [Capacitive Load Drive Solution Using an Isolation Resistor](#) reference design

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on [Subscribe to updates](#) to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

## 12.5 Trademarks

SoundPlus™, TINA-TI™, and TI E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

### [TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">OPA1688ID</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	O1688A
<a href="#">OPA1688IDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	O1688A
<a href="#">OPA1688IDRGR</a>	Active	Production	SON (DRG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OP1688
<a href="#">OPA1688IDRGT</a>	Active	Production	SON (DRG)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OP1688

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1688IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1688IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1688IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1688IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA1688IDRGR	SON	DRG	8	3000	346.0	346.0	33.0
OPA1688IDRGT	SON	DRG	8	250	210.0	185.0	35.0



## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA1688ID	D	SOIC	8	75	506.6	8	3940	4.32

**D0008A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

**NOTES:**

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

## SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

**D0008A**

## SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. JEDEC MO-229 package registration pending.



4218885/A 03/2020

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT



DRG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218885/A 03/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRG0008A

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
84% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218885/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated